

ET.PM4 Hardware Subsystem Test

The *Hardware Subsystem Test* is an intermediate milestone in the ET.PM4 project module. Its primary purpose is to verify that the PCBs developed by the project groups operate as intended and provide a fully functional and a stable foundation for the other system components and for the complete device.

The ET.PM4 project groups shall present either on paper or on a PC display:

- Documented tests and their results.
- A block diagram of the implemented hardware

In addition, they shall demonstrate 2 or 3 key measurements live.

The specific goals are to show that:

- The operating point voltages are correct
- The achieved frequency response (gain and cut off frequencies) meet the requirements
- The implemented hardware operates reliably and stably
- Noise and other possible interferences have no significant impact on the intended functionality

Presentation and demonstration sessions:

- May typically last 5 minutes but not longer than approximately 10 minutes.
- Will take place in the classroom at the student's desks.
- All members of the project groups must be present.
- Audience : the technical ET.PM4 lecturer

Tests of individual hardware features:

Not required, but may optionally be presented and / or demonstrated.

Grading

Based on this presentation and demonstration, the technical lecturer will determine a partial grade, which contributes 15% to the overall ET.PM4 course grade.

See also the following documents on the ET.PM4 pool:

- Checklist_Marks_FS2026.xlsx
- HW_Testing.pdf
- PM4_FS26_Subsystem_Test_Plan.pdf